

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/824,942	04/15/2004	Mitsuhiko Otani	10873.1453US01	7557	
23552 7:	590 10/10/2006		EXAM	EXAMINER	
MERCHANT & GOULD PC		KARIMY, MOHAMMAD TIMOR			
P.O. BOX 2903 MINNEAPOLIS, MN 55402-0903			ART UNIT	PAPER NUMBER	
WII VI VEZ II OEZ	10, 11111 00 102 0900		2815		
·		•	DATE MAILED: 10/10/200	DATE MAILED: 10/10/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s) OTANI, MITSUHIKO				
		10/824,942					
	Office Action Summary	Examiner	Art Unit				
		Mohammad Timor Karimy	2815				
Period fo	The MAILING DATE of this communication aport	pears on the cover sheet with the c	orrespondence address				
WHIC - Exte after - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPL CHEVER IS LONGER, FROM THE MAILING D nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailin ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (36(a). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from (6), cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 25 A	uaust 2004.					
		action is non-final.					
3)	Since this application is in condition for allowa		secution as to the merits is				
	closed in accordance with the practice under l						
Disposit	ion of Claims						
4)⊠	Claim(s) <u>1-5</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)	Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-5</u> is/are rejected.						
7)🖂	Claim(s) <u>2</u> is/are objected to.						
8)[Claim(s) are subject to restriction and/o	r election requirement.					
Applicat	ion Papers						
9)[The specification is objected to by the Examine	er.					
	The drawing(s) filed on 25 August 2004 is/are:		o by the Examiner.				
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correct	•	• •				
11)	The oath or declaration is objected to by the Ex						
Priority ι	ınder 35 U.S.C. § 119						
	Acknowledgment is made of a claim for foreign ☐ All b)☐ Some * c)☐ None of:		-(d) or (f).				
	1. Certified copies of the priority document						
	2. Certified copies of the priority document						
	3. Copies of the certified copies of the prior		d in this National Stage				
+ ~	application from the International Bureau						
^ S	see the attached detailed Office action for a list	of the certified copies not receive	d.				
Attachmen	K(s)						
	e of References Cited (PTO-892)	4) Interview Summary (PTO-413)				
	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	te				
intorn بط رد Pape	nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date <u>8/25/04</u> .	5) Notice of Informal Pa	иент Аррисацоп				
		, <u> </u>					

DETAILED ACTION

Claim Objections

1. Claim 2 is objected to because of the following informalities: Claim 2 line 2 recites the limitation "... region further is provided". It seems that applicant meant to have written, "... region is further provided". Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by Ishikura et al. (US Pub 2002/0079556 A1).

Ishikura discloses in figure 5B, a semiconductor integrated circuit device, comprising a digital circuit 51 and an analog circuit 50 that are disposed on a surface of a semiconductor substrate 52,

Wherein a dummy layer 13a made of polysilicon that is the same as polysilicon composing a gate of a transistor is disposed between the digital circuit 51 and the analog circuit 50.

With respect to claim 2, Ishikura discloses the semiconductor integrated circuit device according to claim 1, wherein a dummy region including the dummy polysilicon

dummy gates 13a and dummy diffused region 11a is provided between the digital circuit 51 and the analog circuit 50.

Ishikura further discloses in paragraph 0082 a floating node with no fixed potential level in the dummy region, which could perform as the power-supply potential.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over the prior art admitted by Hasegawa (US Patent 5,900,927) in view of Ishikura et al. (US pub 2002/0079556 A1).

With regard to claim 3, the admitted prior art teaches in column 1 lines 31-66 and column 2 lines 1-4, a digital circuit for driving a sensor 205 and an analog circuit for processing an image detecting signal that is outputted from the sensor (see figures 34A and 34B). However, the admitted prior art by Hasegawa does not teach dummy polysilicon region between the digital and analog circuits. Nonetheless, Ishikura teaches a dummy region including a dummy polysilicon gate 13a and dummy diffused region 11a between a digital 51 and analog 50 circuits. The prior art admitted by Hasegawa and Ishikura are analogous art - both deal with analog and digital circuits of

Art Unit: 2815

image sensor devices. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to form a dummy region between the digital and analog circuits as taught by Ishikura in order to suppress noise propagation. The motivation for doing so would have been to reduce noise. Therefore, it would have been obvious to combine the admitted prior art by Hasegawa and Ishikura for the benefit of suppressing noise propagation.

With respect to claim 5, the recitation "camera" in line 1 has not been given patentable weight because the recitation occurs in the preamble. A preamble is generally not accorded any patentable weight where it merely recites the purpose of a process or the intended use of a structure, and where the body of the claim does not depend on the preamble for completeness but, instead, the process steps or structural limitations are able to stand alone. See *In re Hirao*, 535 F.2d 67, 190 USPQ 15 (CCPA 1976) and *Kropa v. Robie*, 187 F.2d 150, 152, 88 USPQ 478, 481 (CCPA 1951).

With respect to the additional limitations of claim 5, the prior art admitted by Hasegawa teaches in column 1 lines 31-66 and column 2 lines 1-4, a semiconductor integrated circuit device comprising a digital circuit for driving an imaging element 205 and an analog circuit for processing an image detecting signal that is outputted from the imaging element 205 (see figures 34A and 34B). However, the prior art does not teach a dummy polysilicon region between the digital and analog circuits. Nonetheless, Ishikura teaches a dummy region including a dummy polysilicon gate 13a and dummy diffused region 11a between a digital 51 and analog 50 circuits. The admitted prior art by Hasegawa and Ishikura are analogous art, namely both deal with analog and digital

Application/Control Number: 10/824,942

Art Unit: 2815

circuits of image sensor devices. At the time of the invention, it would have been obvious to a person of ordinary skill in the art to form a dummy region between the digital and analog circuits as taught by Ishikura in order to suppress noise propagation. The motivation for doing so would have been to reduce noise. Therefore, it would have been obvious to combine Hasegawa's admitted prior art and Ishikura for the benefit of suppressing noise propagation.

6. Claims 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hasegawa's admitted prior art in view of Hasegawa (US Patent 5,900,927).

With respect to claim 4, Hasegawa's admitted prior art teaches a sensor device with the accordance to the conventional art as described in rejection for claim 3. However, the prior art does not explicitly teach the sensor being a CCD (Charge Coupled Device). Nonetheless, Hasegawa teaches in column 9 lines 54-67 and column 10 lines 1-4 a CCD being part of a path finder, where it transfers the generated electric charges. The prior art and Hasegawa are from the same field of endeavor, namely digital and analog circuits and sensors. At the time of the invention, it would have been obvious to one of ordinary skill in the art to use a CCD as taught by Hasegawa in the prior art's sensor device for the purpose of transferring electric charges. The motivation for doing so would have been the transfer of generated electric charges. Therefore, it would have been obvious to combine the admitted prior art with Hasegawa to obtain a charge transfer mechanism.

Art Unit: 2815

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Stenberg (US Patent No. 5,920,090) discusses the use of digital and analog in semiconductor devices such as Field Effect Transistors (FET).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mohammad Timor Karimy whose telephone number is 571-272-2006. The examiner can normally be reached on 8:30 AM - 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ken Parker can be reached on 571-272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

mtk

SUPERVISORY PATENT EXAMINE